I. AMENDMENT

In the Specification:

[30]   ~~Also a~~At time t_4, the system transitions $\overline{CAS}$ to an inactive level, and, in response to this transition, the counter *14* increments the internal column address to COL 1 at time t_5. COL 1 is the column address that the counter *14* "anticipates" to be the next external column address that the system will drive onto the address bus.

[39]   At time t_{16}, the system drives the external column address COL 2, or any value other than COL 3, onto the address bus to signal the end of the page-mode read cycle. The comparator *18* compares the ~~valve~~ value on the address bus to the internal column address in the counter *14*. Because the ~~valve~~ value and address are unequal, the control circuit *24* determines that the system has terminated the page-mode read cycle. Therefore, the control circuit *24* disables the data-out buffer *34*, the counter *14*, or both, and the memory *26* awaits the next system command.

[43]   In one embodiment, the page-mode read cycle is as described above except that the comparator *18* compares the external column address to the contents of the page length register/counter *16*. The system loads the ending column, here COL 3, into the length register/counter *16* before commencing the read cycle. Next, the system loads the initial column address COL 0 into the column address anticipation counter *14*, and the cycle proceeds as discussed above, except that the comparator *18* compares the external column address to the contents of the register/counter *16* instead of to the internal column address. As long as the external column address does not equal COL 3, the control circuit *24* determines that the page-mode cycle is still active. But when the external column address equals COL 3, the control circuit *24* terminates the page-mode read cycle. Therefore, the control circuit *24* disables the data-out buffer *34* and/or the counter *14*, and the memory *26* awaits the next system command. Although in this embodiment the memory *26* would not output data stored in the ending column, here

2

COL 3, one can modify the memory **26** so that it would output data from the ending column.

In the Drawings:

Applicants enclose a Request for Drawing Change to correct the errors in the drawings.